live demonstration of the 45-nm DesignWare PHY and controller IP for PCI Express® 2.0 operating in a single-lane configuration at 5 GT/s. The demonstration verifies 5 GT/s operation using the PCI® Tree software and executes Reads and Writes between the demo hardware and a PC to show throughput performance levels.
Tags:
Comment
© 2013 Created by XpansionX.
Powered by
You need to be a member of Expansion Technology to add comments!
Join Expansion Technology